Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why timing simu fails while post PAR rpts no timing errors??

Status
Not open for further replies.
G

gauz

Junior Member level 3
Joined
Jul 18, 2005
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,537
Hi, Everyone
I implemented my design in xilinx spartn3, PAR is ok, no timing violation reports after STA, but when I run timing simulation with the simulaltion file generated by ISE, the X_FF(which is a cell in lib simprims_ver) report setup and hold violation.
I am puzzled and don't know why it happens, Could anyone give me any ideas???
Thanks so much!
gauz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top