Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why Shielding lines are connected to VSS not to VDD

Status
Not open for further replies.

analayout

Advanced Member level 4
Joined
Feb 20, 2007
Messages
101
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,298
Activity points
1,844
shielding of analog signals

Hi All,

Why Generally shielding lines are connected to VSS not to VDD ?

Regards,

Analayout.
 

gilbertomaldito

Full Member level 3
Joined
Aug 21, 2006
Messages
159
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
2,385
shield line + vdd or vss

hi analayout,

Shielding is for radiated emmisions and radiated immunity. For example, in board layout, you put shields between high speed clock and the data lines because the high speed clock lines might radiate emi noise to other data lines. The shield will just recieve these emi from the clock lines and dissipate them to ground(Vss).
 

analayout

Advanced Member level 4
Joined
Feb 20, 2007
Messages
101
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,298
Activity points
1,844
speed sensor connect how to signal

Hi ,

Is emi shielding and electro static shielding are same ?
Wht i meant is shielding in high freequeny Ic layout eg:- shielding of Differential pair input in ADC layout.

Regards,

Analayout.
 

gilbertomaldito

Full Member level 3
Joined
Aug 21, 2006
Messages
159
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
2,385
clock shielding ground shield

Hi analayout,

Im not sure if both shieldings are the same in IC design. But in board level, it is different.
I am not also familiar with ADC layouts, but as what ive mentioned on the previous note, shields should be connected to ground(Vss) becuase it needs to dissipate the noise to ground. It applies to all shieldings, it may be in the board level or IC level.
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
138
Trophy points
1,323
Location
USA
Activity points
5,006
shielding metal wires in ic layout

It does not really matter if you connect the shield to VDD or VSS, you just need to connect it to a low impedance net.
 

umery2k75

Advanced Member level 1
Joined
Apr 19, 2006
Messages
430
Helped
41
Reputation
80
Reaction score
15
Trophy points
1,298
Location
Pakistan
Activity points
5,689
layout shielding

What shielding lines are like, like other similar copper track in the PCB?
 

tlihu

Full Member level 6
Joined
Jan 2, 2002
Messages
335
Helped
19
Reputation
42
Reaction score
13
Trophy points
1,298
Activity points
2,258
clock shielding vss vs. vdd

Because VSS is usually more stable and stronger than VDD.
 

umery2k75

Advanced Member level 1
Joined
Apr 19, 2006
Messages
430
Helped
41
Reputation
80
Reaction score
15
Trophy points
1,298
Location
Pakistan
Activity points
5,689
tie inputs to ground or vdd

How could you say one is more stronger to other? On what basic. Both are voltages in the light of physics.
 

k_90

Full Member level 2
Joined
Jan 25, 2006
Messages
137
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Location
Scotland,GB
Activity points
2,118
shielding adc input from radiated noise

net which require sheilding must be tied to ground as the vdd is normally the noisy signal due to switching.

Look up the alan hastings book.
 

sandeep_torgal

Full Member level 2
Joined
Jan 2, 2008
Messages
123
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
1,873
shielding avoids crosstalk

andrew_matiga said:
hi analayout,

Shielding is for radiated emmisions and radiated immunity. For example, in board layout, you put shields between high speed clock and the data lines because the high speed clock lines might radiate emi noise to other data lines. The shield will just recieve these emi from the clock lines and dissipate them to ground(Vss).

Shielding is done in a different way as far as analog layout is concerned. It is not done for the clock lines but we shield the data lines. It will be similar like we insulate a electrical wire.
_______
| _ |
| |_| |
|_______|

Added after 2 minutes:

JoannesPaulus said:
It does not really matter if you connect the shield to VDD or VSS, you just need to connect it to a low impedance net.

It does matter if the shielding is done to VSS or VDD.
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
138
Trophy points
1,323
Location
USA
Activity points
5,006
vss + shielding

sandeep_torgal, I believe (and I have measurements to prove it) that in principle it doesn't matter if you use VDD or VSS as your shield. As I said, it just as to be a low impedance net. In a single supply system, the current taken from VDD will also flow on VSS. The difference is that VSS might have more bond wires and has surely a nice ground plane off-chip.
 

sandeep_torgal

Full Member level 2
Joined
Jan 2, 2008
Messages
123
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
1,873
layout ptap shielding

We should tie the shield to VDD/VSS depending wheteher the current is source or sink. This will inturn help to reduce the cap between the data line to the shielding lines.
Correct me if am wrong or if there are other opinions.

Regards,
Sandeep
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
138
Trophy points
1,323
Location
USA
Activity points
5,006
analog + signals + shielding

I believe you are confusing shielding and decoupling. I agree with you that if you have, for instance, the gate of a pmos in a current mirror you might want to decouple it with respect to VDD and the gate of an nmos wrt VSS but this is not shielding.

What if you want to "protect" the input signal of your ADC from the clock? Is it sinking or sourcing current? Neither.
In this case you want to have a line that runs parallel to your input signal - between your input signal and the clock - and connect them to either VDD or VSS. Now you are shielding the input signal.
 

sandeep_torgal

Full Member level 2
Joined
Jan 2, 2008
Messages
123
Helped
13
Reputation
26
Reaction score
4
Trophy points
1,298
Activity points
1,873
shielding with vss

There is no confusion as to the shielding and de-coupling.
Let me know if you ever shield clock lines ? Why not? Its due to the coupling cap because of shielding.

For protecting the input of your ADC from clock, we sheild the input and tie the shield to ground. Ground is more preferred as we may not route the VDD powerlines all over.

Regards,
Sandeep
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
138
Trophy points
1,323
Location
USA
Activity points
5,006
clock signal shielding analog layout

I usually do not shield clock lines (they are the aggressors to my analog signals) for the exact reason you mention: the shield might load the clock unnecessarily - and therefore increase the power consumption. I only shield important analog signals (i.e. input signals, bias lines...).

I agree with you that VSS is probably easier to use than VDD.
 

jecyhale

Advanced Member level 1
Joined
Feb 19, 2008
Messages
401
Helped
54
Reputation
108
Reaction score
8
Trophy points
1,298
Location
China
Activity points
3,001
shielding with vdd nets

The noise of VSS is the least in the chip.
 

nozone

Member level 3
Joined
Jun 16, 2003
Messages
58
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
375
what is shielding in analog layout

if you use the ptap on a p-substrate, you must connect to VSS, if you use NWELL and ntap(which make the size bigger) as guard ring, it must be connected to VDD.
if it's metal, yeah, I agree that the VSS is uaually more stable and available.
 

    kdeleon

    Points: 2
    Helpful Answer Positive Rating

deepak242003

Full Member level 5
Joined
Dec 24, 2008
Messages
310
Helped
43
Reputation
86
Reaction score
17
Trophy points
1,298
Location
Banglore
Activity points
2,816
shielding + ic layout

I think it is to ground the noisy signal if there is any!!!!... if anybody know perfect please let me know
 

sikadiya

Newbie level 5
Joined
Jul 9, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
data clock ground vdd

Shielding is required to protect the critical signals from the noisy signals.
Usually,we shield the critical signals rather than the clk signals as they increase the load on clk signal.

And it's better to connect the shielding lines to VSS as it's more stable than the VDD and it's a low impedence path.
 

kumarans

Member level 2
Joined
Aug 4, 2007
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,502
why shielding is done

Shielding is to avoid cross talk so to safe gaurd the victim the victim is shielded .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top