Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why PLL is used instead of DLL for DDR?

Status
Not open for further replies.

prashantbabu

Junior Member level 3
Junior Member level 3
Joined
Sep 5, 2007
Messages
27
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,283
Location
Bangalore,India
Visit site
Activity points
1,452
Hi folks,
I have a basic question regarding PLL clock drivers for DDR applications.
Why is it that PLLs are used when a DLL can accomplish the same function.
Since we are not multilpying the input frequency and we are just buffering the input clock to many output channels, I think that a DLL should do just fine rather than a PLL.
Can anybody please clear my doubt?
Thanks in advance!
 

PLL vs. DLL for DDR

Please, first explain the differences (and trade-offs) between PLL & DLL, especially in terms of practical implementations in full customed CMOS process.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top