Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why phase locked loop(PLL) are asynchronous circuits?

Status
Not open for further replies.
R

rakesh02

Junior Member level 3
Joined
Sep 17, 2013
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
138
hi,
can any one explain why phased lock loop (PLL) are asynchronous circuits.....can any one explain with example..
 

Are they? Phase detectors may be asynchronous, but phase-frequency detectors are always synchronous, also frequency dividers involved with PLLs have to use synchronous logic.

Please explain your question...
 

Hi,

We cant say like that .. according to my point of view they are Synchronus only.. Because they all depend on Reference clock input..

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top