Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It's the VHDL2008 replacement of Synopsys std_logic_unsigned, for those lazy engineers that rely on using std_logic_vectors for numeric data, respectively to ease the porting of old VHDL code that uses the Synopsys libraries.