Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why latches are not preferred in any design?

Status
Not open for further replies.

bala9383

Member level 1
Joined
Jun 1, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,571
1. Why LATCHES are not preferred in any Design??

2. Is there any case, where Latches are used effectively??
 

Latch -reg.

Hi
Latch is more sensitive to noise means that whenever there is change in the input output will change; that will give race condition in the output.
 

Latch -reg.

Latches alwaysd preffered in design.
Latches supply the low pin numbered desings.
Master-Slave vs...
Ex.
MCU select chipA with CS pin
MCU send dataA to chipA over a Latches IC
MCU disable bus to chipA
and repeat for chipB
in progress for chipB, ChipA dont forget its inputs
 

Latch -reg.

the main reason is lack of EDA tools to support large design.
 

Latch -reg.

flip-flop are used because it's triggered by edge of clock,it can sustain noise than latch
 

Re: Latch -reg.

latch can be found in cpu design.
buf reg are more popular in eda,because it suite the tools such synthesis and STA
well
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top