Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why is this Comparator output is high?

Pulasthi_Perera

Junior Member level 2
Junior Member level 2
Joined
Aug 5, 2024
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
207
image_2025-04-23_113251904.png


Can someone explain why Comparator U3's output is high in this simulation? LTspice file is attached.
 

Attachments

  • 72V Voltage Sensor_V2 - Copy.rar
    804 bytes · Views: 36
Hi,

you have a simulation tool --> then use it.

Start by measuring the individual comparator input voltages. --> Tell us.

Klaus
 
I did. A voltage of 2.8V was appeared on non inverting input. Furthermore, the voltage at inverting input is 2.2V.Therefore,U3 output became HIGH.

I can't understand why there is a voltage present at non inverting input
 
Hi,

Now it´s clear why the output is HIGH ... simply because the inputs tell to do so.

I can't understand why there is a voltage present at non inverting input
This is the second question.

But wait ... before you go on: please tell exactly what you expect ... and why.

******
After that..
... you can measure each single node .. to find out why the voltage is 2.8V.

Klaus
 
Question: Why did you design the circuit as you did? Apparently positive feedback through D3 and R6 is stronger than it should be. What's the purpose of D2 and D3?
 
Hi,

Yes, I agree, the non inverting input is not grounded.

I need to repeat myself: You have a simulation tool, so use it. The simulation (if set up properly) will show that the non inverting input is not grounded.
So it´s an easy way to verify if your "expectation" is vaid or not.
*****

additionally one needs to read the datasheet. ... on the first page it says:
"The output stage includes a class “B” pullup
current source, eliminating the need for an external
resistive pull-up and saving power."

This means: in any "undefined state" (like supply voltage below minimum) one could expect the output to be pulled HIGH.

***
As already stated: it is a bisstable circuit. And often bistable circuits have "no defined initial state". If you need a defined initial state .. you need the circuit modify to get this.

Klaus
 
Your original post file attached implied circuit was for 72V detection, where were you
going to sense the 72V in the circuit ?

Note the attached file, a RAR archive, my RAR utility says its corrupted....
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top