Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why is it necessary to switch off timing checks for synchronizer?

Status
Not open for further replies.

megastar007

Member level 4
Joined
Feb 20, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,288
Location
Munich
Activity points
1,662
why is it necessary to switch off timing checks for synchronizer ?
 

Re: Gatelevel simulation

Fundamentally we expect setup hold violations on syncronizer
flops. So why to slow down simulation looking for setup hold
violations which are obvious! Other thing is make sure that o/p
of first syncronizing flop should not go 'x' if setup hold violation occures!
 

Re: Gatelevel simulation

Synchronizer flop in the design ensures the latching of any asynchronous signal. It means design by default is robust to deal the timing problems. In gate level Sims any setup/hold violation may propagate the 'x' in this case, which result in unnecessary debug time:|
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top