Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why independent clock is fed separately to SERDES?

Status
Not open for further replies.

sharanbr

Junior Member level 1
Joined
Aug 31, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,422
I am looking at a legacy design. The design accepts 2 clocks (of same frequency and from same source), one goes to core logic and other goes to SERDES block.
I am not sure why an indepdent clock is fed separately to SERDES while the same
core clock can be used. When I refered to design document, it says that this is for the PLL to have an independent clock referece ..

Any idea ?
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
independent

Hi,
Your question seems to me strange. Can you send me the design design document ?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top