Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why i can't see delay in NC simulation annotated with sdf?

Status
Not open for further replies.
S

seu_noop

Newbie level 6
Joined
Jan 21, 2005
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
111
hi all!
I am sure the sdf file has been annotated to post layout netlist!
but in wave trace,I can't see the delay. For example, the clock propagated throgh the clock tree.
thanks a lot!
 

Re: Why i can't see delay in NC simulation annotated with sd

Give here the complete command line for NC from ur ncverilog.log file!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top