Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why GXB are used in the FPGA

Status
Not open for further replies.

rocking1234

Member level 1
Joined
May 2, 2009
Messages
36
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
India
Activity points
1,535
I want to know why the GXb are used inside the fpga .......?
 

Well, if you need high speed serial bus capabilities, then you instantiate Gigabit Tranceivers in your FPGA.

r.b.
 

personnaly i have used it to interconnect multiple FPGA boards. The goal was to build a virtual board suitable for large designs
 

The input data rate to the bord is nearly 3gbps and how does this gxb convert this high speed serial data to 40 bits parallel data. I have looked at the gxb architeture that I found it has a CRU[clock recovery unit] that extract the high speed serial clock from the input data signal. and then the pll makes it phase shited to sync with the incoming signal. But my question is how does this CRU recover the high speed clock from the incoming data signal
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top