Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why FPGA designs are done at high process level?

Status
Not open for further replies.

mystique_unbound

Junior Member level 3
Joined
Dec 25, 2005
Messages
25
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,546
FPGA design

Why FPGA designs are done at high process level compared to asic .
 

Resistance

Member level 4
Joined
Dec 24, 2005
Messages
74
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
2,034
Re: FPGA design

I did not undersatnd wat is high process level..

If u mean high tech lebels then i think this is the sol.

A FPGA ought to suit various logics and is that real time config stuff will definitely need to be more rugid and fast hence FPGA are designed using high process.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top