mystique_unbound
Junior Member level 3
FPGA design
Why FPGA designs are done at high process level compared to asic .
Why FPGA designs are done at high process level compared to asic .
Welcome to EDAboard.com
Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Why FPGA designs are done at high process level?
- Thread starter mystique_unbound
- Start date
- Status
Resistance
Member level 4
Re: FPGA design
I did not undersatnd wat is high process level..
If u mean high tech lebels then i think this is the sol.
A FPGA ought to suit various logics and is that real time config stuff will definitely need to be more rugid and fast hence FPGA are designed using high process.
I did not undersatnd wat is high process level..
If u mean high tech lebels then i think this is the sol.
A FPGA ought to suit various logics and is that real time config stuff will definitely need to be more rugid and fast hence FPGA are designed using high process.
- Status