Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why ESD protection needn't in test pad and probe pad?

Status
Not open for further replies.

hktk

Junior Member level 3
Joined
Feb 2, 2005
Messages
27
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
263
When reading "The Art of Analog Layout (Sencond Edition)", it said that ESD protection is not needed in test pad and probe pad because the are encapsulated in package after assembling, but when testing the chip before assembling, whether the test pad and probe pad suffer ESD from probes? why ESD protection needn't in test pad and probe pad?

Thank u for your answer.
 

i think (IMHO) during probing, the wafer is very well insulated. no path for ESD zap
 

ESD Zaps occur when there is a build-up of charge on an insulating material.

Probes are conductive pieces of metal, connected to a well-defined voltage source. The wafer is not subject to an ESD zap during probing.
 

    hktk

    Points: 2
    Helpful Answer Positive Rating

    Alperro

    Points: 2
    Helpful Answer Positive Rating
esd affair is stochastic,but the probe or test work are in ready,without esd protection can reduce the area.
 

a test environment can be carefully controlled to avoid possible ESD hazards, by using well grounding of human boday and probe tips, there is no potential ESD risk, as long as those pads are not bond out to package level, they are safe.
 

    hktk

    Points: 2
    Helpful Answer Positive Rating
the test pads and probe pads without esd protection need a proper test environment.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top