Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why Downsizing of cell is done?

Status
Not open for further replies.

ndhingra

Newbie level 3
Newbie level 3
Joined
Sep 13, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
22
Hi,

As upsizing of cell is done to decrease delay and to solve set up time violation.
Can anyone tell me, why downsizing is done?
 

The answer is in your question only

To increase the delay in order to fix hold violation, we go for downsizing the data cells. I think you that if there is hold violation, we have to increase the delay along data path to fix it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top