Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why does Synopsys DC generate some *.mr and *.pvl files?

Status
Not open for further replies.

brass

Junior Member level 2
Joined
Nov 29, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
110
hello guys:
why does the tool generate some *.mr and *.pvl files in the current directory, when i run it to synthesis my design? And how to delete them or put them into one directory?
thank you!
 

gnomix

Member level 4
Joined
Jun 14, 2001
Messages
75
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
italy
Activity points
649
synopsys pvl mr

Try this solution,

Step 1:
create into your home directory the following directory:
mkdir cache
mkdir WORK

Step 2:
Add the following line in your .synopsys_dc.setup:
/*-- Start of cache and working directory definition --*/
cache_write = ~/cache
cache_read = {cache_write}
cache_write_info=true
cache_read_info=true
cache_file_chmod_octal=664
cache_dire_chmod_octal=775
define_design_lib WORK -path ~/WORK
/*-- end of cache and working directory definition --*/

Regards gnomix
 
  • Like
Reactions: hbeck_

    hbeck_

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top