Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why does Design Compiler increase area when using a generate statement with condition

Status
Not open for further replies.

dw_man

Junior Member level 3
Joined
Aug 7, 2013
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
188
I am using a generate statement to instantiate a module which is causing an unexplained increase in are after DC synthesis.

I am using Verilog

The first snippet of code gives me a certain area
Code:
generate
   module_name instance name
endgenerate

I also get the same area if I don't use the generate statement.

When I use the second snippet of code, I get an increased area
Code:
generate
   if (1) begin
      module_name instance name
   end
endgenerate

Even if I use case statements with parameters inside the generate, I am getting the exact same number as the second snippet of code.

Is there a particular reason for this? Shouldn't this code be elaborated the same way?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top