Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why do i get a zero before the first pole?

Status
Not open for further replies.

demodb

Member level 4
Joined
Oct 4, 2005
Messages
69
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,844
question about zero

He guys,
when I simulate this circuit I get a zero before the first pole. Any one has an idea why this happens. I don’t see any forward paths in this which can cause it. Or am i just looking at it the wrong way.
Hope some one can shed some light into this.
 

Re: question about zero

The simulations were done with microcap. The values used are I1=20u [A], I2=5u [A] and Vdd=5 [V].
 

Re: question about zero

thx for testing it. Guess i made some mistake then, microcap should be able to simulate it too. Will let you know if i found out what i did wrong.
 

Re: question about zero

maybe you need to use vdd=+5[V]


maybe its stupid :D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top