In my project i have different time periods in different corners. (1642 ps in in SSp072v AND 1000 IN TTp85v ). why the clock time periods are different.They should be same at all scenarios and corners right ? please answer this doubt.
Re: why different clcok period in different corners
it is due to the clock skew..random skew..the parts far from the clock source suffer greater delay than the parts nearer to the source.. it areses due to the track capacitance..
u can reduce it by keeping the track size almost same.. try using spline method for designing your board..even H method is the best..or try to keep the clock source in the center ...however the track length should be the same
In my project i have different time periods in different corners. (1642 ps in in SSp072v AND 1000 IN TTp85v ). why the clock time periods are different.They should be same at all scenarios and corners right ? please answer this doubt.
Jaya , I agree with your view on clock edge should be same in a corner. But when speaking about scenario, SDC's are mode specific and may be in your case, the SDC for your particular mode has different clock definition. Can you check the same.
Re: why different clcok period in different corners
yes the clock periods are different in sdc's . there are different sdcs for different corners.but why sdc must vary with different corners ? cell delays and net delays vary for different corners. this i undertand . but should clock period and sdc must be different in different corners. This question is related to asic physical design flow
Re: why different clcok period in different corners
is it quite normal, no?
In our design we target a running frequency for the TT corner and another one for the slow corner, and one other for the best corner, because we know "we are" a bit aggresive at slow corner if we keep the TT frequency. By this, if all corners are loaded in PnR tool, it could fix the setup for all corners.
yes the clock periods are different in sdc's . there are different sdcs for different corners.but why sdc must vary with different corners ? cell delays and net delays vary for different corners. this i undertand . but should clock period and sdc must be different in different corners. This question is related to asic physical design flow
It is possible to have different clock rates for corners and modes. you can have TT corner with 1000ps but this may not be achievable in SS corner, some specify min and max rate for a given corner. modes are different from the corners and typically have different clock definitions