Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

WHY clock buffers should have same rise and fall time ?

Status
Not open for further replies.

sim_333

Junior Member level 3
Joined
Jul 4, 2007
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,426
Can anyone explain me about why clock buffers should have same rise and fall time ?

And how will it affect timing

Thanks
 

ubna

Advanced Member level 4
Joined
Jul 25, 2007
Messages
112
Helped
14
Reputation
28
Reaction score
5
Trophy points
1,298
Location
India
Activity points
1,819
May be because certain digital circuits make use of the clock both at positive and negative edges
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
it is mainly used to buffer the clock and preserve the edges... it is used mainly in edge triggered circuits...
 

sim_333

Junior Member level 3
Joined
Jul 4, 2007
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,426
Can u explain what u mean by preserve the edges ?
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
because edge triggered circuits work mainly on the edge and a slight mismatch could mean trouble in the operation and the clock skew.... mainly due to the fact that in some circuits many blocks use the same clock....
 

alok_msh

Junior Member level 3
Joined
May 1, 2007
Messages
27
Helped
10
Reputation
20
Reaction score
4
Trophy points
1,283
Activity points
1,429
How are we preserving the edges by ensuring that rise and fall times are same?. If we need to preserve the edges, the statement should be that rise time of all clock buffers in the same domain should be same and fall time for all clock buffers in the same domain should be same as well.

rise time and fall time being same is not a condition to use both edges of the clock. Bothe edges can be used irresepective of rise and fall time being same.
It might be a requirement for generating a 50 % duty cycle. Duty cycle can affect timing when both edges are used.
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
i think rise time and fall time define the whole edge.... i dont find any logic behind your question of how rise time and fall time being same preserves the edge....

also i dont understand what you mean by domain....
 

Thinkie

Full Member level 3
Joined
May 26, 2005
Messages
177
Helped
18
Reputation
36
Reaction score
4
Trophy points
1,298
Activity points
2,242
If your design totally uses positive edges it is not that important... you can use uneven buffers usually with no problem.

However, ...there is a small but here.... there is a small danger that very uneven edges, in very high frequencies close to the natural frequency of your buffer, can result in "attenuating"/muting your clock edge... but this is not something that you should usually worry about unless you are working in very high frequency...


Anyway, you shouldn't really use negative edge.. if you want the negative edge of a clock, invert it with a good buffer, make a good clock tree and use the positive edge
 

alok_msh

Junior Member level 3
Joined
May 1, 2007
Messages
27
Helped
10
Reputation
20
Reaction score
4
Trophy points
1,283
Activity points
1,429
By domain i meant the clock buffers which are part of the same clock tree.
 

longsun

Newbie level 3
Joined
Aug 8, 2007
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Think about buffers in a clock tree. If the rise time and fall time are big different, after 7 or 8 levels of tree buffers, the duty cycle at the tree leaf will be very bad. For some application that use both edges of clock (it clips the setup time) or in high speed design (clock might get muted) will have problem.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top