Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why clock buffers are not used for general optimization?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
can anyone tell me why clock bufers are not used for general optimization??
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
Re: doubt

generally trade offs are involved... clock buffers generally trade off power dissipation for speed and hence their power consumption would be more than ordinary buffers..
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top