Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I don't recall ever seeing 100% test coverage, although it's
been a very long time since I cared.
How that formula is anything but theoretical, I am not seeing.
Looks to me like you can make epsilon anything you want,
until you start dealing with reality and just how acceptable
infinite iterations and run time are, when paid by the hour.