Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why are Memory Layouts designed primarily from the bottom up?

Status
Not open for further replies.

sathi.ec

Member level 1
Joined
Sep 29, 2005
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bangalore
Activity points
1,606
Why Memory Layouts designed primarily from the bottom up, instead of from top down, like other IC's?
 

Fom

Advanced Member level 2
Joined
Mar 10, 2004
Messages
633
Helped
84
Reputation
168
Reaction score
31
Trophy points
1,308
Location
Taiwan
Activity points
4,453
Re: Memory layout

Because chip size of memory devise is defined by cell size. So you should start layout design from cell layout. To minimize it sometimes some design rules may be violated. Of course this violation should be approved by process design engeneer.
After that you should fit your row decoder/driver layout and column decoder/sense_amplifier layout to cell size.
Then you should floorplan and design the rest of circuits. You can get minimal chip size (and lower price) only by this way.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top