Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why are low duty cycle SMPS's easier to control?

Status
Not open for further replies.
T

treez

Guest
Considering current mode CCM full bridge smps.

Why is the feedback loop easier to compensate if the duty cycle at maximum load is low (eg ~0.25-0.35)?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top