Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why another set of cells just for clock exists in library? What's the difference between CK* cells with other base cells?

Status
Not open for further replies.

Fun-King

Newbie level 5
Joined
Feb 22, 2022
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
95
There are CK* cells in library. And There are basic combine logic cells in library.

CKMUX2Dx vs MUX2Dx
CKND2Dx vs ND2Dx
CKOR2Dx vs OR2Dx
...

1. What's the difference?
2. What's the beneficial to use these CK* cells?
3. Do we need to set these cells dont use in synthesis?
 

Solution
usually these cells have properties that are better for a clock tree, with balanced fall and rise times. they are still perfectly valid cells to be used anywhere else in your design
usually these cells have properties that are better for a clock tree, with balanced fall and rise times. they are still perfectly valid cells to be used anywhere else in your design
 
Solution
The clock standard cells will have balanced rise times and fall times, but this is not the only benefit of these cells. The clock buffers I have seen use more silicon area and have the transistors spaced farther apart to help to minimize hot spots. The clock signals will toggle more often than the logic signals and require a more robust layout to handle the extra current.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top