Hello guys,
I'm trying to design a local oscillator using a Z-comm VCO+National's PLL. In the first pass design, due to some calculation mistake, I designed a loop filter which actually has a phase margin 85 degree.
..................
Now, I corrected the loop filter, and design a phase margin of 45 degree. The loop works fine, and the ringing disappeared. I'm very curious why the phase margin of 85 degree could lead to un-stable of loop. Furthermore, why a phase margin of 45 degree will have stable design. I don't analysis the close loop function poles, but I used a classic active loop filter, which is supposed to satisfy the Routh rule.
I am very confused on this. I'd like to hear your ideas. Thanks.
Poorren, there must be something wrong in your calculation/simulation.
Of course, a loop with a PM=85 deg exhibits no instability.
However, you mention that the loop filter has a margin of 85 deg.
Please note, that the margin of the complete loop is the only margin that matters!
Therefore, the question: How did you measure/simulate the margin?
Statement 1:
Actually, what I meat is the complete loop margin is 85 degree.
Statement 2:
In pratical way, I still couldn't find a method to verify the real PM in circuit.
Question: What is the combined meening of both statements? Do you know the PM of the open loop or not?
Remark:There are circuits that must not be evaluated in the BODE diagram (including PM) but rather with the complete Nyquist criterion. The PM approach applies to loop gain functions only, that cross the 0 dB line and the 0 deg. line, respectively, only once.
The time domain response of a feedback circuit doesn't only depend on the phase margin, also the loop gain characteristic near to unity gain frequency plays a role. But it's unlikely to get ringing with 85 degree phase margin normally.
For the present PLL problem, I wonder if the loop characteristic can be easily determined, because nonlinear elements may be involved.
Hello,
Are you sure the graph isn't the result of aliasing, external noise, power supply ripple, etc.
Did you also run a transient simulation where the actual frequency is far away from the set frequency (to see the effect of non-linearity).
It can be measured. Operate the PLL with a slow loop filter to keep it locked, inject an AC signal in front of the VCO and observe the output of the PD.I am wondering how to determinate the loop characteristic in real circuit.
I don't know the components, but the tune voltage seems to
be bumping off the ground reference. What are your supplies,
and the upper / lower bounds of the linear Vtune range at the
VCO? Loop stability criteria for small signal analysis, depend
on the loop being linear. Maybe you are trying to pull frequency
outside the capable range.
It looks like 10kHz is your fundamental, which is a suspiciously
round number. If (say) some element of your loop -were-
railed out, a local clock or supply chop might find its way through
the gain element to the output with no help from (closed loop)
PSRR.
How about you 'scope-poke some other points around
the loop and sanity-check them against component input /
output range expectations? You have the tools. Having
us "ghosts" speculate, is a poor substitute for that.
You might begin with breaking the loop at Vtune, sweep
Vtune manually while watching frequency and seeing
that the output which would drive Vtune, switches at
the frequency target and that the Vtune applied at that
point, is anything close to what you've got on the
'scope now. Either upper, lower bound or the average.
It can be measured. Operate the PLL with a slow loop filter to keep it locked, inject an AC signal in front of the VCO and observe the output of the PD.
Poorren, some general remarks:
At first, I understand that your loop under discussion is a PLL, right?
In this case, stability analyses in the frequency domain (ac simulations) are possible with a linearized model only.
That means: The loop is assumed to be in locked condition and the signals are regarded as PHASE information.
Thus, the VCO alone contributes already 90 deg. phase shift - leading to a PM of 90 deg.
Thus, a total PM of 85 deg for the whole loop (including loop filter) is impossible. Something is wrong (as indicated in my first reply).
Hi LvW,
The loop under discussion is PLL+loop filter+VCO. I want to build a LO for a receiver IF mixer.
You are right, in ac simulation, I could ONLY find linear model for VCO and PLL. Actually, I just want to verify loop filter I designed could lead to good PM. The PM I used is the same as many books provided. It is actually the close loop phase at the frequency which the open loop gain is unity. I agree with you, there must be something wrong in real circuit which I didn't found it in simulation model.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?