Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

who use synopsys designware PCI VIP?

Status
Not open for further replies.

iso12

Junior Member level 1
Joined
Aug 6, 2006
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,351
how to instantiate desig into pci_master_fx_tst.v?
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
85
Reputation
170
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,946
iso12 said:
how to instantiate desig into pci_master_fx_tst.v?

I presume you have a Verilog DUT, if so it is straight forward, the file pcix_master_fx_tst.v has a place holder for your DUT already. In that file you should be able to locate the dummy DUT as in:

Code:
 pcimaster users_master (
  .PADATA ( pad_lower[31 : 0]),
   .PCXBENN ( pcxbenn_lower[3 : 0]), ...

Hope this helps, if not feel free to contact me at ajeetha <> gmail.com for more help.

I believe this is documented in user manual as well.

Regards
Ajeetha, CVC
www.noveldv.com
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top