Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

who can tell me the principle of pll

Status
Not open for further replies.
yeah, i need it, too...
pls upload any block diagram with matching explanation of it...
thanks in advance.
regards...
 

Phase-Locked Loop Tutorial
**broken link removed**

PLL links
http://www.circuitsage.com/pll.html

Phase-Locked Loops: A Control Centric Tutorial
**broken link removed**

The CD4046 datasheet is good PLL source also
 

Hi

Behzad Razavi's book on "Design of Analog CMOS Integrated circuits" or the "RF Microelectronics" one has a very powerful and sweet chapter on principals of PLL. I refer you all to take a look on it.
 

hi
the heart of pll is a voltage controlled oscillator which generates a frequency depending upon the difference between its own frequency and a refrence frequency both the frequencies to be compared are fed to a circuit called phase frequency detector which generates a error voltage called control voltage of VCO

if u want a detailed study of pll u should download the book of F.M.Gardner which is availabe for download on eda board
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top