Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

which tools can be used to generate LEF,TLF,LIB,DB...

Status
Not open for further replies.

wangyuxin

Junior Member level 3
Joined
Aug 20, 2005
Messages
28
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,478
tlf lef db

i know how to generate a single LEF files from virtuoso GUI,but how to generated the LEF files,verilog files for a analog block that to be used on SOC design?
 

jothish

Newbie level 1
Joined
Mar 1, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
generate lef

we can generate .LIB (LIBERTY) file using synopsys tool
 

jr

Newbie level 5
Joined
Feb 5, 2006
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
design compiler .tlf

LEF can be generated using GDS of Analog block.Once you get .lib file,library compiler can be used to get .db file. Now the Design compiler/primetime can be used to read .db and get verilog file by back annotation. Am I confusing???
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top