Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Astro rail from synopsys does EM analysis...it does all power analysis at physical level.... there are other tools available from Cadence etc... (sorry....i don't remember names of all those tools !)
You can use Voltage Strom from cadence to rectify EM problems....
You can fix this by increasing the width of the metal
but if it is excceding too much then u need to metal slotting which is dividing the lines on the metal to reduce the weight so tht it will not destroy ur silicon dioxide..
Electromigration is the one which depends upon the current density and the tool automatically choses the current density from( i donno u find out and tell me important question) and then calculates.It is very difficult to say how the tool calculates unless u work on that
Bye take care
which tool can i use to check that my chip has an EM problem?
and how to fix it
In general to fix EM problems either :
1. increase metal width.
2. Use decoupling capacitor.
for power critical designs it is recommended to carry out EM analysis after power planning...... if you find EM problem you counteract with increasing the power net width etc as mentined in previous posts.
hence it is very important to do proper initial power analysis at front end itself so that physical design engineer can do proper power planning.
which tool can i use to check that my chip has an EM problem?
and how to fix it
In general to fix EM problems either :
1. increase metal width.
2. Use decoupling capacitor.
some small trick if there's some EM violation on the PG(power ground) nets.
1 increase metal width (said as others)
2 use double layers metal (maybe triple)
3 make some holes on these metal(a little effect)
what is the differance between lattice diffusion and grain boundary diffusion in metals, while undergoing electromigration.another question,can electromigration take place in semiconductorsb also?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
