Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which language is more useful VHDL or Verilog?

Status
Not open for further replies.
VHDL vs Verilog

the same , if you use one freely , you don't worry. but now more people use Verilog
 

VHDL vs Verilog

for ic design, verilog more.
for fpga/epld, vhdl more someone said.
i like verilog.
 

Re: VHDL vs Verilog

Here we go again. Verilog more popular in ASIC , VHDL more popular in FBGA
Verilog more popular in west coast, VHDL more popular in east coast and europe
 

VHDL vs Verilog


Topic locked.

/pisoiu
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top