Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which is more closer to real time scenario "negedge clk" or "posedge clk" testbench?

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
Which is more closer to real time scenario "negedge clk" or "posedge clk" testbench?

Hi All,

I am having a query. MY RTL works on "posedge clk" and MY Test Bench works on "negedge clk" I want to know If I run my test Bench on "posedge clk" which is more closer to real time scenario "negedge clk" test Bench or "posedge clk" test bench.

Tell me the reason also why?
 

Re: Test Bench

kunal1514 said:
Hi All,

I am having a query. MY RTL works on "posedge clk" and MY Test Bench works on "negedge clk" I want to know If I run my test Bench on "posedge clk" which is more closer to real time scenario "negedge clk" test Bench or "posedge clk" test bench.

Tell me the reason also why?

This is traditionally done to "escape" bad coding style with race conditions. A good TB shouldn't do this.

Ajeetha, CVC
www.noveldv.com
 

Re: Test Bench

Hi ,

Use same posedge clk with 1ns delay on signals you are driving and take signals after 1ns delay .
with this delay u should not see any issue if so then there is a prob with RTL .


Thanks & Regards
yln
 

Test Bench

if it's just an RTL wit no timing delays posedge or negedge shouldn't matter.
 

Re: Test Bench

Please tell me clearly whether i use posedge or negedge TB

and why i am still confuse which should i use
 

Re: Test Bench

úsing positive or negative clock should not matter for rtl simulation.
but u should use posedge (or clock edge used in application scenario) for gatelevel netlist simulation where u will back annotate timing information.
 

Test Bench

now i hav big confusion here!!

rtl works on +ve edge and
test bench works on -ve edge :O

we get create clock in test bench and apply to rtl !!
test bench is top module n rtl is instantiated !!...

Kunal cud u plz clearly explain ur statement "Test bench works on -ve edge"
thanks
 

Re: Test Bench

I am Having a Master which do AXI transactions. Master do transactions on "negedge" and my "rtl" works on "posedge" . I mean it accepts data at "posedge" of data. Will it make any effect to "rtl" verification.
 

Test Bench

Hello,
It all depends on the environment requirement
Sumit
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top