Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

which ie better nand or nor latch?why

Status
Not open for further replies.

seemagoyal44

Member level 1
Joined
Oct 20, 2007
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,535
i wann to know which latch is better nand or nor latch?and why
 

santuvlsi

Member level 4
Joined
Aug 19, 2007
Messages
71
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,800
Dear dude,

I prefer NAND , since it is faster

becos in CMOS view

NMOS are in series.

Santhosh
 

steshenko

Member level 3
Joined
May 31, 2002
Messages
62
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
392
Many years ago, in 1960 - 1970 most popular was NOR. Only DTL and RTL logic - in this technologic basis NOR implementn more simple, then NAND.
In multriemmiter TTL NAND most simple. This basis very popular in 1970-1980/
In CMOS not differerence, but tradition. Therefore - NAND ;)
 

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
I too prefer Nand because nand occupies less space in die
If u calculate the logical effort of nand then u will get the value as 4/3 and for Nor it is 5/3 so nand is having lesser delay so thts y we using nand rather than nor
and if u consider the rise and fall times of nand and nor also..it will beless for nand thats the reason we prefer nand...

If u compare nand versus inverter which occupies leser space and has lesser delay u wil say inverter so similarly the same case applies for nand and nor also

Hope u understand seema

Bye take care
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
the nand has a lower logical effort...which means a smaller delay...

the logical effort is simply the ratio between the input capacitance of a gate to that of the reference inverter with the same driving strength

the reference inverter is the one having the same rise and fall times

so by taking an inverter with a P:N ratio of 2...whose logical effort is 1
and comparing that with a nand gate (comparing their input capacitances)
you'll have the logical effort of the nand gate as 4/3
since it has an input capacitance of 4 (nmos(1) + nmos(1)+ pmos(2))
while the inverter has an input capacitance of 3 (nmos(1)+ pmos(2))

so the nand gate needs 4/3 of the current needed by an inverter to drive the same load

for the nor gate, this value is 5/3 and so the nor is much slower than the nand :D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top