Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which cell delay to use when calculating data arrival time?

Status
Not open for further replies.

hfooo1

Member level 1
Joined
Nov 3, 2007
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,492
AND (A , B , .Y(n1));
DFF (.D(n1) , CK , Q );
when we calculate data arriving time,
whick cell delay should we use , path delay from A to Y or B to Y?
how does tool think about it ?
 

cell delay

Tool would think there are two paths here, A->Y and B->Y, considering wire delay is zero.

www.nandigits.com
Netlist debug/ECO in GUI mode
 

Re: cell delay

Tool will use the worst path to caculate the cell delay.
 

Re: cell delay

Nandy said:
Tool would think there are two paths here, A->Y and B->Y, considering wire delay is zero.

www.nandigits.com
Netlist debug/ECO in GUI mode

I think it will consider wire delay zero if and only if you have specified the ideal case, and the proper wire load model. Otherwise it still can take in count the wire delay.
 

cell delay

tool will use the worst delay of a->y & b->y.

In the cell both a->y and b->y may be same. So the worst path will be the one which has more load and worst transition. so, your input (a, b) characteristics will determine which is the worst path.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top