Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there a Utility which converts ABEL or AHDL designs to Verilog or VHDL format
This is included as a utility in the xilinx tools and can
be found at %XILINX%/bin/nt/xport.exe.
It needs to be run via a DOS window.
But expect the output as a VHDL netlist. It is nothing you can comprehend. If you are intending it to just to synthesize it and test it without really looking at the VHDL generated, maybe XPORT is for you. I have used it for some legacy designs done in ABEL, and it would just error out on some abel files. so I had to do some changes manually.
If it is not too big of a design, it might be worth it to just convert from ABEL to VHDL by hand. You will have a clean design to start with , and you can run your test vectors to verfiy the design.
Never tried converting AHDL to VHDL. cant comment on it.