Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have got one and the production date is 2003 week 28 so I don't think It have a manufacture problem ... but Iam very interested to know the problem of data losing beause my design is based on spartan II which is designed to be configured through the XC18V02 flash and I have a problem that the fpga doesn't function correctly after a certain time and I don't know why ?
IF the FPGA charge pump detects a low supply level, it shall restart the configuration load process setting "Init" low and so on.
1) I would try to ensure that the unexpected behaviour is not due to a failure in the supply (perhaps a bus conflict). It this happens then a configuration load shall de initated, so that just using a scope you could get that info.
2) If this do not occur, you should try to start thinking in having a problem, perhaps in your reset logic (external to the FPGA) or perhaps in the FPGA logic.
Are you using any evaluation IP? Sometimes these cores stalls after a time running. They have a counter hidden in the logic.
I need to check the connections between Spartan and the flash
The attached file is the connection schematic
1- Is this connections OK ?
2- Does the resistor value (4.7K) for the one pulled up to the done signal is a correct value ?