Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

When PCIe EndPoint will be configured to enter D3 state, and the PCIe link enters L2

Status
Not open for further replies.

yx.yang

Full Member level 4
Joined
May 29, 2008
Messages
236
Helped
49
Reputation
98
Reaction score
46
Trophy points
1,308
Location
ZhuHai, GuangDong, China
Activity points
2,661
Hi, Friends:
I want to ask some question about the following problems:
1): In PC system, when will the SW configure the configure register in PCIe EndPoint to let it enters the D3 state?
2): I want to know the "SW" here refer to what level of software. Is it the BIOS, the OS or the device driver?
3): I want to know whether there is any method that can let the EndPoint never enters the D3 state and keep the PCIe link never enters the L2 state.
Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top