Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

When do we consider STA during FPGA design?

Status
Not open for further replies.

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
221
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
I am into FPGA, Can u please say where the STA comes into the picture while implementing the design on FPGA, and what all the things i have to check for STA

Thanking you
Raghu
 

Re: Where does STA comes

STA comes into picture when you you to analyze the timing delays, wire load models, see the net delays, faults, see if there is Set up/ Hold violation etc.

Shantha iyer
 

Re: Where does STA comes

STA comes after you have done logic synthesis and also after place&route.
You can use STA when you have a gate-level netlist.
Use STA to check for setup, hold and pulse width. Basically use it to check if your design meets its timing constraints.
 

Re: Where does STA comes

STA can be done immedietly either after mapping or place and route,

Thanx for the help
 

Re: Where does STA comes

hi,
Can somebody post any reading material / books / links on this topic, thanks
 

Re: Where does STA comes

In FPGA STA comes on FPGA SYnthesis
 

Re: Where does STA comes

STA Comes during Synthesi
 

Re: Where does STA comes

sta comes during simulation
 

Re: Where does STA comes

STA Comes during Synthesis [/i]
 

Where does STA comes

STA check timing violations
 

Re: Where does STA comes

STA COMES INTO PICTURE TWICE. ONCE DURING SYNTHESIS AND AGAIN DURING PLACE AND ROUTE.

SINCE SYNTHESIS TOOLS ARE THIRD PARTY TOOLS THEY DO NOT GIVE PRECISE DELAYS AND THE DELAYS ARE BASED ON WIRE-LOAD MODELS WHICH ARE APPROXIMATE.

P&R TOOLS ARE SILICON VENDOR TOOLS AND HENCE PROVIDE BETTER INFORMATION REGARDING THESE DELAYS.


regards
navien
 

Where does STA comes

STA comes after place and route and during synthesis, it analys your circuit it there is any setup time or hold time violation.
 

Where does STA comes

what is the STA tool for FPGA, like PT for ASIC?
 

Re: Where does STA comes

In FPGA Afetr Place and Rout Automatically Uses the STA tool to calculate the all timing issues and it gices all reports
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top