Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
STA comes after you have done logic synthesis and also after place&route.
You can use STA when you have a gate-level netlist.
Use STA to check for setup, hold and pulse width. Basically use it to check if your design meets its timing constraints.