Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

when and why to set_disable_timing?

Status
Not open for further replies.

zzczx

Junior Member level 3
Joined
Sep 30, 2004
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
202
set_disable_timing

hi members, I am puzzled about when and why to set_disable_timing or set_false_path. For example,here is a figure in the book" advanced asis chip synthesis(2nd)".
the author suggests that we should use dc_shell command :
set_disable_timing U1 -from A -to Z
to disable the delay calculation for Pin A to Pin Z of cell U1.
And my question is : why not to calculating the delay?

thanks.
 

khorram

Full Member level 4
Joined
Oct 27, 2004
Messages
211
Helped
13
Reputation
26
Reaction score
1
Trophy points
1,298
Activity points
1,892
set_disable_timing set_false_path

I think you should explain more about the circuit and conditions. It depends on which delays are computing. If you want to compute the delay of Z=1, when signal_a is set to 0, you do not need to compute propagation delay of reset signal.

Regards,
KH
 

yeewang

Full Member level 2
Joined
Feb 4, 2002
Messages
128
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,042
set_disable_timing example

because the A point, which is a reset signal, is not a switching signal in normal operation of this circuit.
so it's not needed to take the delay from A to Z in account. Sometimes if the delay from A to Z is shorter than the delay from B to Z, you can ignore it.
 
  • Like
Reactions: iyama and karenk

    zzczx

    Points: 2
    Helpful Answer Positive Rating

    karenk

    Points: 2
    Helpful Answer Positive Rating

    iyama

    Points: 2
    Helpful Answer Positive Rating

heartfree

Advanced Member level 4
Joined
Oct 31, 2004
Messages
100
Helped
3
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
738
difference false_path set_disable_timing

I think, in this figure, input A of NAND gate isn't function path, so disable this path from timing report.
Is it right???
 

carrie

Member level 1
Joined
Sep 5, 2003
Messages
32
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
296
set_disable_timing usage

First, the difference between set_false_path and set_disable_timing commands:
set_false_path command will remove all timing constraints from the path. Tools still calculate the path delay, but don't report it to be an error. While set_disable_timing will remove paths from timing analysis. So you can see set_disable_timing is more efficient than set_false_path command.

Second, in the example circuit, U1/A is a reset signal, which has no timing requirement and has a large delay to U1/Z. The transition time of U2 is affected by the cell delay of U1, which is calculated on the largest timing path, that is U1/A to U1/Z. So if not disable it, the cell delay of U2 will be much bigger than actual. The false error may hide the real violation.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top