Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

When and why are gated clocks used?

Status
Not open for further replies.

phutanesv

Full Member level 2
Joined
Apr 26, 2007
Messages
149
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,221
Der dudes,

I am in small confusion, i know about gated clocks

if its used power dissipation will be less, but

glicth , timing issues, slew, are some of diffculties.

But so far i know gated clock must be avoided

So my confusion do we use Gated clock or not.?

phutane
 

Re: About Gated clocks

clock gating is being used nowadays... due to various advancements....

for clear idea on the problems involved check out
 

About Gated clocks

Gated clocks are used under some constraints .. usually circuits used for that are technology dependant and can be infered during synthesis if your RTL was originally coded in a specific style/way in order to do that ..
 

About Gated clocks

in low power design we use clock gating. so where power dessipation an important perfomance aspect. we use clock gating
 

Re: About Gated clocks

we will be using special lib cells for clock gating cell with this their is no problem in glitches etc
 

About Gated clocks

The question is if You have to use it or not. Generally clock gating is not always simple and may couze problems like one You described. But in moder circuits power comsumption is very important not only in battery using things but in microprocesors also. So better get used to clock gating and other poser saving techniques like changes Vt or sleep modes.
 

Re: About Gated clocks

Gated clock is useful not only for reducing power consumption.
The digital blocks with gated clock generate much less switching noise.
If your application used high resolution ADC you should care about that also.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top