Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the self-bias pll advantages?

Status
Not open for further replies.

trashbox

Advanced Member level 4
Joined
Apr 9, 2004
Messages
101
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
China
Activity points
879
self bias pll

Self-bias pll solves the process and temperature variation of the PLL loop parameter.
I am not sure whether the self-bias pll has the jitter performance advantage, compared with the classical plls if there is no regulator on power?

Thanks in advance!
 

what do u mean by "self biased pll" ?
 

I don't think self-biased plls can outperform traditional plls.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top