Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the meaning of the error??

Status
Not open for further replies.

xer_t

Newbie level 3
Joined
Sep 10, 2007
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
when i compile a .v file in modelsim , there is a error following
***************************************************************
Error messages

expecting: EVENT INTEGER REAL REALTIME REG TIME AUTOMATIC IDENT STRING

***************************************************************

the verilog code is lone , i donot put it in here, it is a SDRAM controller testbench.


when i find answer in internet , i find many men have the same problem,
i want ask whats the meaning of this Error!
PLZ!
thanks first!
 

is there any loop in your code which uses an integer like integer i;
that may be causing the problem.
 

no, there is no any integ i;

what's i what know is :whats the meaning of this error message!

****************************************************
thanks !

****************************************************
now this problem is already sovled,
but i have not understand the meaning of the error message!
 

It means that it is expecting one of those things in the code, at the point where the error has occured but havn't got it.
Hope it helps,
Kr,
Avi
 

you mean there is an error ,and modelsim find it , but it don't know what's the error!
it don't tell me the real reason of the error!



英语太烂了!恨啊!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top