Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. Latch is a level sensitive device while flip-flop is an edge sensitive device.
2. Latch is sensitive to glitches on enable pin, whereas flip-flop is immune to glitches.
3. Latches take less gates (also less power) to implement than flip-flops.
4. Latches are faster than flip-flops.
=>Latch is a level sensitive memory element.
As long as the latch enable is active, the latch is transparent, meaning the input appears on the output. When the enable goes in-active, the input is stored into the latch, the latch is closed, and a change in input will not be reflected on the latch's output.
A flip-flop is a edge sensitive memory element, constructed using two latches.
In a flip-flop, the input is sampled only at the rising or falling edge of the clock, after that the input is considered as dont care.
Also there is amyth that latches donot have clocks well always remeber latches can hav clock but as barkha said its only that latches are the ones which works on Clock levels while the flip-flops works on the clock edges.
Can anyone please tell me whether Clock is needed for Latch? Some material they are telling that Clock is needed for latch & some other material they are telling that Clock is not needed only Enable will be used in Latch.
Latch needs Clock or Enable? Please clarify my doubt.
Thanks for your reply. I have seen in some block diagram of latch which has only Enable signal. Moreover, I have seen video of Digital Electronics which was taken by IIT-Karagpur Professor even she told that latch does not need clock.
I am totally getting confused with clock and enable. Please explain me briefly.