Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the difference of register file and register

Status
Not open for further replies.

tianxialzg

Newbie level 3
Newbie level 3
Joined
Sep 7, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
some technology foundry provide compiler for register file.
but in verilog , register vector also can finish the same function, such as reg [7:0]a[0:128].
what's the advantage of the register file?
 

Usually small memories are coded in vhdl/verilog and are synthesized into registers from tech lib. When the size gets bigger, then you need a memory, and that whats the tech foundry provides.
Because, as the size of your storage gets bigger, a memory synthesized of verilog/vhdl code will be very very bulky as compared to a memory.
Kr,
Avi
http://www.vlsiip.com
 

Roughly speaking, if the size of register is small. Just like avimit said, verilog/vhdl code can synthesize the registers with FF cells. But when the size of register is bigger, the registered file provided by foundary should be used instead. And the architecture of this kind of register file is 6T SRAM.
Hope it helps :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top