Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What will happen if FIFO read clock is greater than FIFO write clock ?

Status
Not open for further replies.

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
129
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,054
What will happen if FIFO read clock is very much greater than FIFO write clock.
How will i synchronize such a case when the read domain requires continous read operation

Thanks in advance
 

rjainv

Full Member level 2
Joined
Feb 18, 2007
Messages
140
Helped
18
Reputation
36
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
2,066
Re: Read clk> wr_clk

your width of write port should be greater than read port by atleast as much times as the ratio of rd_clk_frq/wr_clk_frq.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top