What will happen if FIFO read clock is greater than FIFO write clock ?

[vlsi_freak]

What will happen if FIFO read clock is very much greater than FIFO write clock.
How will i synchronize such a case when the read domain requires continous read operation

Thanks in advance

 

[rjainv]

Re: Read clk> wr_clk

your width of write port should be greater than read port by atleast as much times as the ratio of rd_clk_frq/wr_clk_frq.