Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What utilization are users seeing at 65nm?

Status
Not open for further replies.

looneytune

Newbie level 4
Joined
Jan 17, 2008
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
65nm utilization

what util are users seeing @ 65nm with tsmc lib.
 

Re: 65nm utilization

maximum 67% cell row utilization using Magma, but it depends on your design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top