Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What type of biasing configuration is this transistor using, and how would you explain the setup with the resistors? the image is shown below. Could this be using dual feedback configuration or voltage divider configuration, or something else?
In this design, resistors are used for biasing the gate and the collector with a single supply while Caps are there to remove ripples of the supply I suppose.
L1 and L4 seems like RF chokes. Effect of L2 and L3 needs to be calculated if freq is known.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.