Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what type of biasing configuration is this transistor using?

Status
Not open for further replies.

skatefast08

Full Member level 3
Joined
Jan 24, 2018
Messages
189
Helped
2
Reputation
4
Reaction score
2
Trophy points
18
Activity points
1,779
What type of biasing configuration is this transistor using, and how would you explain the setup with the resistors? the image is shown below. Could this be using dual feedback configuration or voltage divider configuration, or something else?

transistor.jpg
 

Common Source with Source Degeneration.( For Lowest Noise Matching )
 

In this design, resistors are used for biasing the gate and the collector with a single supply while Caps are there to remove ripples of the supply I suppose.

L1 and L4 seems like RF chokes. Effect of L2 and L3 needs to be calculated if freq is known.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top