Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Unlike FF Latch has no equivalent scan cell. So you cannot insert full scan during DFT if you se a latch.
Timing analysis can be done but is difficult than only FF design, as usually synthesis tools do "Time Borrowing" around latches.
check this page if u dont know time borrowing
**broken link removed**