Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What should be done if DRC (Design Rule Cost) is not zero after synthesizing with DC?

Status
Not open for further replies.
A

alexhugo

Junior Member level 3
Joined
Oct 1, 2007
Messages
25
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Activity points
1,486
Hi,
What should we do next if we have none-zero DRC (Design Rule Cost) value after synthesizing with synopsys design compiler?
I appreciate it if you could tell me what are all the steps and when we should say "OK this is good enough!"
Thanks
Alex
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top