Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What part is assert argument

Status
Not open for further replies.

ruwan2

Member level 5
Joined
Nov 29, 2011
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,141
Hi,

I read verilog-ams LRM. I do not find 'assert argument' in the book on the following passage:





Using the assert argument, the output of the integration operator can be reset to a given value at any time.
This feature is demonstrated in the following model, which uses the idt() operator to generate a periodic
ramp waveform:
module ramp_generator(out);
output out;
voltage out;
integer reset;
analog begin
reset = 0;
@(timer(1, 1))
reset = 1;
V(out) <+ idt(1.0, 0, reset);
end
endmodule

Is it '@(timer(1, 1))? or it is missing?

Thanks,
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,689
Helped
1,779
Reputation
3,566
Reaction score
1,730
Trophy points
1,393
Location
USA
Activity points
58,081
I could be wrong but argument seems like the input to a operator/function/task type thing..
Using the assert argument, the output of the integration operator can be reset to a given value at any time.
This feature is demonstrated in the following model, which uses the idt() operator to generate a periodic
ramp waveform:


Code:
V(out) <+ idt(1.0, 0, reset);
Hmm, the idt() operator (integration?) has a reset argument
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top